Click here for EDACafe
Search:
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |
Cadence
http://www.mentor.com/dsm
Atrenta
 EDACafe  EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.

Accellera Sponsors & Presents at GSPx Conference; Open Meeting Offers SystemVerilog & PSL Updates, Assertion-Based Design & IP Integration Panel

Wednesday, September 29, 2004, 10:00am-noon, Santa Clara Convention Center

NAPA, Calif.-- Accellera, the electronics industry organization focused on electronic design automation (EDA) standards, announced today that Accellera is a sponsor of GSPx and will hold an open meeting and panel session to introduce GSPx conference attendees to the latest news about Accellera's standards: SystemVerilog and Property Specification Language (PSL).

Date & Time: Wednesday, September 29, 2004, 10:00am-noon
Location: Santa Clara Convention Center, Great America Room

Session Description:

  • Accellera Overview: Dennis Brophy, Accellera chairman
  • PSL & SystemVerilog Standards: Victor Berman, Accellera Board representative, Cadence Design Systems
  • Panel: The Impact of Assertion-based Design on Intellectual Property (IP) Integration Participants: 0-In-Richard Ho; ASIC Group-James Lee; Cadence-Victor Berman; Jasper-Harry Foster, Chairman of the IEEE PSL Working Group; Real Intent- Pranav Ashar; Synopsys
  • Participants will highlight the positive impact of assertions on improving the efficiency of IP reuse, integration, and verification in today's large SoC designs. The discussion will explore the importance of the inclusion of assertions in two new standards, SystemVerilog and PSL. Assertion-based methodologies will be compared and contrasted to traditional testing methods as well as to the advanced verification methods afforded by the test bench enhancements to SystemVerilog and other new design and verification languages.
  • Q&A
Registration: Please visit www.accellera.org or www.accellera.org/calendar.html to register for this free and open session at GSPx.

About Global Technology Conferences and GSPx
Headquartered in Newton, Massachusetts, Global Technology Conferences creates world-class events serving the engineering communities and their senior management. Renowned for offering in-depth content-from the industry for the industry-Global Technology Conferences owns and operates GSPx, the annual embedded technology trade show and conference as well as the associated Executive Summit series. For more information, please visit www.gspx.com.

About Accellera
Accellera provides design standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org.


Accellera acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

http://www.mentor.com/pcb
http://www.mentor.com/dft
Cadence
http://www.mentor.com/dsm
Slivaco


Click here for Internet Business Systems Copyright 1994 - 2004, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy